

09840724.042301




Figure 1
Prior Art




Figure 2a

Figure 2b




Figure 3a




Figure 3b




Figure 4a




Figure 4b




Figure 5




Figure 6

DE-MM device logic

09340724-042301

09840724.042301




Figure 7a

091840724 042301
T0E240 4204860




Figure 7b

09840724-042301
T0E240-42301




Figure 7c

10E240" 42404860




Figure 8

09840724 042301
T0E240 42704860




Figure 9

09340724.042301




Figure 10

09340724.042301




Figure 11a
ECC Learning Flow

09840724.042301




Figure 11b
Learning Check Bit Masks

09340724.042301




Figure 12
Check Bit Generation

09840724-042301
T0E2H0"42204860




Figure 13
Data Checking and Correction




Figure 14




Figure 15